Skip to main content
Silicon IP Cores
Find IP
Submit
Request Info
Find IP
Submit
Main navigation
Processors
RISC-V
RISC-V Family
EMSA5-FS: FuSa Embedded
BA51: Ultra-Low-Power Embedded
BA53: Low-Power Embedded
32-bit BA2X
32-bit BA2X Family
BA20 PipelineZero Embedded
BA21 Low-Power Embedded
BA22-DE Low-Power Embedded
BA22-CE Cache-Enabled Embedded
BA22-AP Basic App. Processor
BA25 Application Processor
Talos-BA2X Evaluation Kit
8051s
8051s Family
T8051XC3: Tiny 8051
R8051XC2: Advanced 8051
S8051XC3: Fast 8051
L8051XC1: Legacy 8051
Talos-8051 Evaluation Kit
Compression
Data - Lossless
Lossless Data Family
LZ4/Snappy Decompressor
GUNZIP/ZLIB Decompressor
GZIP/ZLIB Compressor
Image - JPEG
JPEG Family
Baseline JPEG Decoder
Extended JPEG Decoder
Ultra-Fast JPEG Decoder
Baseline JPEG Encoder
Tiny Baseline JPEG Encoder
Extended JPEG Encoder
Ultra-Fast JPEG Encoder
RTP Stack for JPEG
Motion JPEG Over IP
Image - Lossless
Lossless Family
JPEG-LS Encoder
JPEG-LS Decoder
PNG Encoder
PNG Decoder
QOI Encoder
QOI Decoder
Video - H.264/AVC
H.264/AVC Family
H264 Encoder: Baseline, CFS
H.264 Encoder: Baseline, Small
H.264 Encoder: Baseline, Fast
H.264 Encoder: High, Intra-Only
H264 Decoder: Baseline
H264 Decoder: Baseline, Small
Η264 to RTP Stack
RTP to Η264 Stack
H.264 Over IP Decoder
H.264 Over IP Encoder
Interfaces
Automotive
Automotive Family
CAN Bus Controller
CANsec Accelerator
SafeSPI Controller
TSN Endpoint
TSN Switched Endpoint
TSN Switch
LIN Bus Controller
SENT/SAE J2716 Controller
IP Stacks
IP Stacks Family
TCPIP-1G/10G Stack
UDP/IP - 1G Stack
UDP/IP - 10G/25G Stack
UDP/IP - 40G/50G Stack
UDP/IP - 100G Stack
MACsec Protocol Engine
Ethernet MAC - Gigabit, Low-Latency
Ethernet MAC - Gigabit, with DMA
MPEG Transport Stream Mux
MIPI
MIPI Family
SPMI Controller/Target
I3C Basic Target
I3C Basic Secondary Controller
PCI
PCI Family
Master/Target
Target
Multi-Function Master/Target
Multi-Function Target
Host Bridge
AHB Host Bridge
AHB Device/Host Bridge
Peripherals
Serial Comms
Serial Comms Family
I2C & SPI - Master/Slave
I2C - Master/Slave
I2C/SMBus - Master/Slave
SPI - Octal, Master/Slave
SPI to AHB-Lite Bridge
HDLC/SDLC Controller
UART - 16750S
UART - 16550S
UART - 16450S
Memory Controllers
Memory Controllers Family
xSPI/Serial Memory
AHB Cache Controller
Static RAM Controller
ECC for SRAMs
Other Peripherals
Other Peripherals Family
I2S/TDM Transceiver
Smart Card Reader
AHB/AXI to AXI4-Stream
AXI4 Scatter-Gather DMA
AXI4 DMA
AHB/AXI/Wishbone DMA
Real-Time Clock
Watchdog Timer
Generic Timer
GPIO Controller
Pulse Width Modulator
Subsystems
Subsystems Family
APB Subsystem
AHB Subsystem
AXI Subsystem
AHB Multilayer Fabric
AHB-to-APB Bridge
AXI Multilayer Interconnect
AXI-to-APB Bridge
Security
Encryption
Encryption Family
ASCON
AES Single-Mode
AES Multi-Mode
AES-CCM
AES-GCM
AES-XTS
AES Key Expander
SHA-3 Hash Engine
SHA-256 Hash Engine
SHA-384/512 Hash Engine
MD5 Hash Engine
SoC Security
SoC Security Family
GEON Secure Boot
GEON Processor
GEON SoC Platform
All Products
Secondary Menu
Company
Contacts
Request Info
News & Info
About Us
Careers
Home
event
D&R IP-SoC Silicon Valley 2025
D&R IP-SoC Silicon Valley 2025
Image
Thu, 04/24/2025 - 13:00
-
Fri, 04/25/2025 - 04:00
Santa Clara, California
Hyatt Regency Santa Clara
Design & Reuse Website
